Transistor sizing in the design of high pdf

Transistor sizing in the design of high

More Book Details

Description of the Book:

An algorithm for sizing transistors for static Complementary-symmetry Metal-Oxide-Semiconductor (CMOS) integrated circuit logic design using silicon gate enhancement mode Field-Effect Transistors (FET) is derived and implemented in software. The algorithm is applied to the mask level hardware design of a three micron minimum feature size p well high-speed super buffer. A software representation of the super buffer can be used for the automated design of custom Very-Large-Scale Integrated (VLSI) circuits. Keywords: MacPITTS; Silicon compiler; CMOS; VLSI; Super buffer; Transistor sizing; and High-Speed CMOS. (rh

• Creator/s: Steele, Gordon R
• Date: 1988
• Book Topics/Themes: Electrical and computer engineering

An excerpt captured from the PDF book